

74ABT821

10-bit D-type flip-flop; positive-edge trigger; 3-state

Rev. 02 — 12 April 2005

Product data sheet

1. General description

The 74ABT821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT821 bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT821 is a buffered 10-bit wide version of the 74ABT374A and 74ABT534A functions.

The 74ABT821 is a 10-bit, edge triggered register coupled to ten 3-state output buffers. The two sections of the device are controlled independently by the clock (CP) and output enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding output Q of the flip-flop.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors.

The active LOW output enable (\overline{OE}) controls all ten 3-state buffers independent of the register operation. When \overline{OE} is LOW, the data in the register appears at the outputs. When \overline{OE} is HIGH, the outputs are in high-impedance OFF-state, which means they will neither drive nor load the bus.

2. Features

- High-speed parallel registers with positive-edge triggered D-type flip-flops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: +64 mA and -32 mA
- Power-on 3-state
- Power-on reset
- Latch-up protection:
 - ◆ JESD78: exceeds 500 mA
- ESD protection:
 - ◆ MIL STD 883 method 3015: exceeds 2000 V
 - ◆ Machine model: exceeds 200 V

PHILIPS

3. Quick reference data

Table 1: Quick reference data

$GND = 0\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PHL}	propagation delay CP to Qn	$C_L = 50\text{ pF}$; $V_{CC} = 5\text{ V}$	-	4.6	-	ns
C_I	input capacitance	$V_I = 0\text{ V}$ or V_{CC}	-	4	-	pF
C_O	output capacitance	outputs disabled; $V_O = 0\text{ V}$ or V_{CC}	-	7	-	pF
I_{CC}	quiescent supply current	outputs disabled; $V_{CC} = 5.5\text{ V}$	-	500	-	nA

4. Ordering information

Table 2: Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74ABT821D	-40 °C to +85 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
74ABT821N	-40 °C to +85 °C	DIP24	plastic dual in-line package; 24 leads (300 mil)	SOT222-1
74ABT821DB	-40 °C to +85 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1
74ABT821PW	-40 °C to +85 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1

5. Functional diagram






Fig 3. Logic diagram

6. Pinning information

6.1 Pinning




Fig 4. Pin configuration

6.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
\overline{OE}	1	output enable input (active LOW)
D0	2	data input 0
D1	3	data input 1
D2	4	data input 2
D3	5	data input 3
D4	6	data input 4
D5	7	data input 5
D6	8	data input 6
D7	9	data input 7

Table 3: Pin description ...continued

Symbol	Pin	Description
D8	10	data input 8
D9	11	data input 9
GND	12	ground (0 V)
CP	13	clock pulse input (active rising edge)
Q9	14	data output 9
Q8	15	data output 8
Q7	16	data output 7
Q6	17	data output 6
Q5	18	data output 5
Q4	19	data output 4
Q3	20	data output 3
Q2	21	data output 2
Q1	22	data output 1
Q0	23	data output 0
V _{CC}	24	supply voltage

7. Functional description

7.1 Function table

Table 4: Function table [1]

Operating mode	Input			Internal register	Output Q0 to Q9
	OE	CP	D0 to D9		
Load and read register	L	↑	l	L	L
	L	↑	h	H	H
Hold	L	NC	X	NC	NC
Disable outputs	H	NC	X	NC	Z
	H	↑	Dn	Dn	Z

- [1] H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;
L = LOW voltage level;
l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;
NC = no change;
X = don't care;
Z = high-impedance OFF-state;
↑ = LOW-to-HIGH clock transition.

8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
V_I	input voltage		[1] -1.2	+7.0	V
V_O	output voltage	output in OFF-state or HIGH-state	[1] -0.5	+5.5	V
I_{IK}	input diode current	$V_I < 0$ V	-	-18	mA
I_O	output current	output in LOW-state	-	128	mA
I_{OK}	output diode current	$V_O < 0$ V	-	-50	mA
T_j	junction temperature		[2] -	+150	°C
T_{stg}	storage temperature		-65	+150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		4.5	-	5.5	V
V_I	input voltage		0	-	V_{CC}	V
V_{IH}	HIGH-level input voltage		2.0	-	-	V
V_{IL}	LOW-level input voltage		-	-	0.8	V
I_{OH}	HIGH-level output current		-	-	-32	mA
I_{OL}	LOW-level output current		-	-	64	mA
$\Delta t/\Delta V$	input transition rise or fall rate		0	-	10	ns/V
T_{amb}	ambient temperature	in free air	-40	-	+85	°C

10. Static characteristics

Table 7: Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V _{IK}	input diode voltage	V _{CC} = 4.5 V; I _{IK} = -18 mA	-	-0.9	-1.2	V
V _{OH}	HIGH-level output voltage	V _I = V _{IL} or V _{IH}				
		V _{CC} = 4.5 V; I _{OH} = -3 mA	2.5	2.9	-	V
		V _{CC} = 5.0 V; I _{OH} = -3 mA	3.0	3.4	-	V
		V _{CC} = 4.5 V; I _{OH} = -32 mA	2.0	2.4	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 4.5 V; I _{OL} = 64 mA; V _I = V _{IL} or V _{IH}	-	0.42	0.55	V
V _{RST}	restart LOW-level output voltage	V _{CC} = 5.5 V; I _O = 1 mA; V _I = GND or V _{CC}	[1]	-	0.13	0.55 V
I _{LI}	input leakage current	V _{CC} = 5.5 V; V _I = GND or 5.5 V	-	±0.01	±1.0	µA
I _{OFF}	power-down leakage current	V _{CC} = 0.0 V; V _O or V _I ≤ 4.5 V	-	±5.0	±100	µA
I _{PU} , I _{PD}	power-up or power-down down 3-state output current	V _{CC} = 2.0 V; V _O = 0.5 V; V _I = GND or V _{CC} ; V _{OE} = V _{CC}	[2]	-	±5.0	±50 µA
I _{OZ}	3-state output current	V _{CC} = 5.5 V; V _I = V _{IL} or V _{IH}				
		output HIGH-state at V _O = 2.7 V	-	5.0	50	µA
		output LOW-state at V _O = 0.5 V	-	-5.0	-50	µA
I _{CEX}	output HIGH-state leakage current	V _{CC} = 5.5 V; V _O = 5.5 V; V _I = GND or V _{CC}	-	5.0	50	µA
I _O	output current	V _{CC} = 5.5 V; V _O = 2.5 V	[3]	-50	-100	-180 mA
I _{CC}	quiescent supply current	V _{CC} = 5.5 V; V _I = GND or V _{CC}				
		outputs HIGH-state	-	0.5	250	µA
		outputs LOW-state	-	25	38	mA
		outputs 3-state	-	0.5	250	µA
ΔI _{CC}	additional supply current per input pin	V _{CC} = 5.5 V; one input at 3.4 V and other inputs at V _{CC} or GND	[4]	-	0.5	1.5 mA
C _I	input capacitance	V _I = 0 V or V _{CC}	-	4	-	pF
C _O	output capacitance	outputs disabled; V _O = 0 V or V _{CC}	-	7	-	pF
T_{amb} = -40 °C to +85 °C						
V _{IK}	input diode voltage	V _{CC} = 4.5 V; I _{IK} = -18 mA	-	-	-1.2	V
V _{OH}	HIGH-level output voltage	V _I = V _{IL} or V _{IH}				
		V _{CC} = 4.5 V; I _{OH} = -3 mA	2.5	-	-	V
		V _{CC} = 5.0 V; I _{OH} = -3 mA	3.0	-	-	V
		V _{CC} = 4.5 V; I _{OH} = -32 mA	2.0	-	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 4.5 V; I _{OL} = 64 mA; V _I = V _{IL} or V _{IH}	-	-	0.55	V
V _{RST}	restart LOW-level output voltage	V _{CC} = 5.5 V; I _O = 1 mA; V _I = GND or V _{CC}	[1]	-	-	0.55 V
I _{LI}	input leakage current	V _{CC} = 5.5 V; V _I = GND or 5.5 V	-	-	±1.0	µA
I _{OFF}	power-down leakage current	V _{CC} = 0.0 V; V _O or V _I ≤ 4.5 V	-	-	±100	µA
I _{PU} , I _{PD}	power-up or power-down down 3-state output current	V _{CC} = 2.0 V; V _O = 0.5 V; V _I = GND or V _{CC} ; V _{OE} = V _{CC}	[2]	-	-	±50 µA

Table 7: Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I _{OZ}	3-state output current	V _{CC} = 5.5 V; V _I = V _{IL} or V _{IH}				
		output HIGH-state at V _O = 2.7 V	-	-	50	μA
		output LOW-state at V _O = 0.5 V	-	-	-50	μA
I _{CEX}	output HIGH-state leakage current	V _{CC} = 5.5 V; V _O = 5.5 V; V _I = GND or V _{CC}	-	-	50	μA
I _O	output current	V _{CC} = 5.5 V; V _O = 2.5 V	[3]	-50	-	-180 mA
I _{CC}	quiescent supply current	V _{CC} = 5.5 V; V _I = GND or V _{CC}				
		outputs HIGH-state	-	-	250	μA
		outputs LOW-state	-	-	38	mA
		outputs 3-state	-	-	250	μA
ΔI _{CC}	additional supply current per input pin	V _{CC} = 5.5 V; one input at 3.4 V and other inputs at V _{CC} or GND	[4]	-	-	1.5 mA

- [1] For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- [2] This parameter is valid for any V_{CC} between 0 V and 2.1 V with a transition time of up to 10 ms. For V_{CC} = 2.1 V to V_{CC} = 5 V ± 10 %, a transition time of up to 100 μs is permitted.
- [3] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- [4] This is the increase in supply current for each input at 3.4 V.

11. Dynamic characteristics

Table 8: Dynamic characteristics



GND = 0 V; for test circuit see [Figure 8](#).


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C; V_{CC} = 5.0 V						
t _{PLH}	propagation delay CP to Qn	see Figure 5	2.1	4.1	5.6	ns
t _{PHL}	propagation delay CP to Qn	see Figure 5	2.8	4.6	6.2	ns
t _{PZH}	output enable time to HIGH-level	see Figure 7	1.0	3.0	4.5	ns
t _{PZL}	output enable time to LOW-level	see Figure 7	2.2	4.1	5.6	ns
t _{PHZ}	output disable time from HIGH-level	see Figure 7	2.7	4.7	6.2	ns
t _{PLZ}	output disable time from LOW-level	see Figure 7	2.3	4.6	6.1	ns
t _{su(H)}	set-up time HIGH Dn to CP	see Figure 6	2.1	0.5	-	ns
t _{su(L)}	set-up time LOW Dn to CP	see Figure 6	2.1	0.3	-	ns
t _{h(H)}	hold time HIGH Dn to CP	see Figure 6	1.3	0.0	-	ns
t _{h(L)}	hold time LOW Dn to CP	see Figure 6	+1.3	-0.3	-	ns
t _{WH}	pulse width HIGH of CP	see Figure 5	2.9	1.8	-	ns
t _{WL}	pulse width LOW of CP	see Figure 5	3.8	2.8	-	ns
f _{max}	maximum clock frequency	see Figure 5	125	185	-	ns
T_{amb} = -40 °C to +85 °C; V_{CC} = 5.0 V ± 0.5 V						
t _{PLH}	propagation delay CP to Qn	see Figure 5	2.1	-	6.2	ns
t _{PHL}	propagation delay CP to Qn	see Figure 5	2.8	-	6.7	ns
t _{PZH}	output enable time to HIGH-level	see Figure 7	1.0	-	5.3	ns

Table 8: Dynamic characteristics ...continued
GND = 0 V; for test circuit see Figure 8.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PZL}	output enable time to LOW-level	see Figure 7	2.2	-	6.3	ns
t_{PHZ}	output disable time from HIGH-level	see Figure 7	2.7	-	6.7	ns
t_{PLZ}	output disable time from LOW-level	see Figure 7	2.3	-	6.5	ns
$t_{su(H)}$	set-up time HIGH Dn to CP	see Figure 6	2.1	-	-	ns
$t_{su(L)}$	set-up time LOW Dn to CP	see Figure 6	2.1	-	-	ns
$t_{h(H)}$	hold time HIGH Dn to CP	see Figure 6	1.3	-	-	ns
$t_{h(L)}$	hold time LOW Dn to CP	see Figure 6	1.3	-	-	ns
t_{WH}	pulse width HIGH of CP	see Figure 5	2.9	-	-	ns
t_{WL}	pulse width LOW of CP	see Figure 5	3.8	-	-	ns
f_{max}	maximum clock frequency	see Figure 5	-	125	-	ns

12. Waveforms








Table 9: Test data

Input				Load		V_{EXT}		
V_I	f_i	t_w	t_r, t_f	C_L	R_L	t_{PHZ}, t_{PZH}	t_{PLZ}, t_{PZL}	t_{PLH}, t_{PHL}
3.0 V	1 MHz	500 ns	2.5 ns	50 pF	500 Ω	open	7.0 V	open

13. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1




Fig 9. Package outline SOT137-1 (SO24)

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1




Fig 10. Package outline SOT222-1 (DIP24)

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1




Fig 11. Package outline SOT340-1 (SSOP24)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 12. Package outline SOT355-1 (TSSOP24)

14. Revision history

Table 10: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74ABT821_2	20050412	Product data sheet	-	9397 750 14867	74ABT821
Modifications:	<ul style="list-style-type: none"> The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. Section 2 "Features": modified 'JEDEC Std. 17' into 'JESD78'. Table 8 "Dynamic characteristics": changed min value of t_{pLZ} from 2.8 ns into 2.3 ns for both conditions at $T_{amb} = 25\text{ °C}$; $V_{CC} = 5.0\text{ V}$ and at $T_{amb} = -40\text{ °C}$ to $+85\text{ °C}$; $V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$ 				
74ABT821	19950906	Product specification	-	-	-

15. Data sheet status

Level	Data sheet status ^[1]	Product status ^[2] ^[3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

16. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

17. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

18. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

19. Contents

1	General description	1
2	Features	1
3	Quick reference data	2
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	4
7.1	Function table	4
8	Limiting values	5
9	Recommended operating conditions	5
10	Static characteristics	6
11	Dynamic characteristics	7
12	Waveforms	8
13	Package outline	11
14	Revision history	15
15	Data sheet status	16
16	Definitions	16
17	Disclaimers	16
18	Contact information	16



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 12 April 2005
Document number: 9397 750 14867

Published in The Netherlands